ARCHIVES
Customization of Power Performance in Inter connected MPSOC for NOC
Published Online: July-August 2023
Pages: 01-04
Cite this article
No DOIAbstract
A change in the framework scope happens on everyday improvements in the innovation, in the comparable way SoC configuration has happened from the development of the ULSI innovation. SoC gives an answer for different difficulties in complex applications by its versatility, plausibility and adaptability. To meet the developing prerequisites of the market, another idea of multi processors on framework on chip advanced. On utilizing such innovation many difficulties were disclosed like the correspondence b/w the parts, the power utilization, the region on chip, productivity and some more. Here we set forth some low-power utilization procedures and execution of the correspondence models that are associated with the plan. Key Word: Interconnections, MpSoc, NoC, Incomplete enactment Method, Soc
Related Articles
2023
Access to food, employment opportunities of the people in Sundarban areas of West Bengal-A case study
2023
Survey on Missing Object Using IoT
2023
Deep Learning-Based Forensic Face Recognition System
2023
A Robust Hybrid Watermarking Method Based on DWT and SVD for Secured Communication
2023
A technique for evaluating translator performance
2023